European standard DVB-T (Digital Video Broadcasting -Terrestrial) has already proven its exceptional features, including the possibility to receive broadcast services also with portable devices and even in receivers with a limited mobility such as cars. This paper presents a fully integrated LC voltage controlled oscillator (VCO) in a low cost 0.35 µm SiGe technology for DVB-H standard. To obtain VCO specifications system simulations have been done. The designed VCO is suitable to operate with ZERO and LOW IF receiver architectures. To integrate all the VCO components, it oscillates at double of the frequency band, from 940 to 1724 MHz. In order to sweep the whole frequency range, the tank is composed of an array of switched capacitors together with the varactors. The integrated inductors have been designed by electromagnetic simulations using Momentum©. Techniques like using a capacitor divider, biasing the transistor for minimum noise and emitter degeneration have been utilized to improve phase noise requirements. The obtained phase noise is -108 dBc/Hz at 100 kHz offset and the power consumption, including the output buffers, is 28 mW.
INTRODUCTION
DVB-H technology adapts the DVB-T (Digital Video Broadcasting -Terrestrial) system for digital terrestrial television to the specific requirements of handheld, battery-powered receivers. DVB-H can offer a downstream channel at high data rates which can be used standalone or as an enhancement of mobile telecoms networks which many typical handheld terminals are able to access anyway [1, 2] .
Time slicing technology is employed to reduce power consumption for small handheld terminals. IP datagrams are transmitted as data bursts in small time slots. The front end of the receiver switches on only for the time interval when the data burst of a selected service is on air. Within this short period of time a high data rate is received which can be stored in a buffer. This buffer can either store the downloaded applications or play out live streams. The achievable power saving depends on the relation of the on/off-time.
This paper deals with the design of the RF part of a DVB-H transceiver, particularly with the design of a fully integrated VCO. This VCO is designed using a 0.35 µm SiGe technology for DVB-H. All the VCO elements are on chip.
The organization of this paper is the following. In section 2 we describe the DVB-H standard, including some calculations to obtain VCO specifications. Section 3 deals with the VCO design. The next section is devoted to the VCO layout implementation and post-layout simulation results. Finally, a short summary is given in section 5.
DVB-H STANDARD AND SYSTEM SIMULATIONS
DVB-H standard works in the IV and V of UHF bands, from 470 MHz to 862 MHz. The relationship between the channel center frequency and the channel number (N) is the following.
(1)
In case that GSM 900 is used in the same terminal as DVB-H, the usable frequency range is limited to channel 49 (698 MHz). The channel separation is 8 MHz and the channel bandwidth is 7.61 MHz.
For the receiver we have selected direct conversion architecture. Thus only one phase locked-loop (PLL), working at the channel center frequency, should be designed. In addition, it also avoids the need for an off-chip image reject filter. In double conversion architecture we would need two different PLLs, one fixed at the higher possible frequency, and the other, at a lower frequency, which is in charge of channel selection. Both PLLs are easier to design than the one proposed here, however the complete receiver would have more power consumption and bigger area. On the other hand, the direct conversion architecture suffers from drawbacks such as local oscillator leakage (self-mixing effect) and frequency pulling that appears because the synthesizer operates at RF signal frequency. All in all the proposed direct conversion solution is cheaper than the double conversion architecture, therefore the VCO frequency range is from 474 MHz to 858 MHz.
VCO phase noise limits the receiver selectivity [3] . Maximum VCO phase noise can be calculated from maximum interferer signal in the N+1 channel. This happens for an analog PAL-G signal operating in mode: 2K/8K; 16QAM; C/R=2/3 and GI=All. A graphic representation on this interferer is shown in Fig. 1 . We have selected a SIR (signal to interferer ratio) of 27 dB, 8 dB greater than the C/N for the worst case described in the standard, which is 19.2 dB.
According to [3] the maximum phase noise at 4 MHz offset is:
For our case:
Assuming that we are in the 1/f 2 part of the phase noise curve according to Leeson [4] , we have a slope of 20 dB/dec. This gives the following phase noise requirement: Taking a safety margin of 4 dB, we have proposed a phase noise of -107 dBc/Hz at 100 kHz offset.
VCO DESIGN
The VCO is designed using SiGe HBTs as active devices from a cheap commercially available process. These HBTs are npn bipolar transistors with a thin pseudomorphically grown Si 1-X Ge X alloy layer as the base.
The VCO is implemented as an LC oscillator topology [5] , integrating all the components of the tank on-chip. The phase noise of LC-tuned oscillators is much better than other configurations because they use the band pass characteristic of the LC-tank to reduce the phase noise. Other type of oscillators, like ring oscillators, suffer from switching effects and the can introduce noise in the power supply, having a worse phase noise than LC-tuned oscillators.
A simplified schematic of the VCO is shown in Fig. 2 (a) . The core uses a cross-coupled transistor pair to build-up the negative resistance. A differential topology provides a more stable frequency versus supply voltage characteristic and improves the immunity to load variations. From the Fig. 2 (b) the negative resistance, Z in , is given by: (4) where gm is the transconductance of the transistor and β is the base to collector current gain. In addition, there is a buffer amplifier following the oscillator core to provide additional isolation from load variations and to boost the output power. A voltage applied to the TUNE pin, which is connected to the varactor, controls the VCO frequency. Next, we are going to describe de VCO design procedure.
Bias for minimum noise
The noise in a transistor is proportional to the transistor base and emitter resistances, rb and re, and to the transistor small-signal transconductance gm=1/r'e= IC/VT (VT is the thermal voltage and IC is the collector current). To minimize rb, the transistor must present a great area and to maximize gm, IC must be high. If the transistor area is increased the input capacitance (Ci= Cπ+Cµ) will also increase. This will attenuate the input signal and it will raise the NF. As a result the NF will reach a minimum for a particular combination of area and polarization current
We have calculated the current density per unit area for minimum noise using the Fig. 3 schematic for In Fig.4 we can notice that the minimum NF is around 25mA, but a slight increase in Iref results in a considerable increase in NF min. That is the reason why we have selected an Iref of 14 mA, a slight variation in this value doesn't modify significantly the NF min. With this value we can calculate current density (dI C ) with the following relationship:
The simulations were run for Area=1, then dI C =7 mA. Fig. 5 . VCO schematic.
Tank design
The VCO frequency range is from 470 MHz to 858 MHz. If we design the VCO for this frequency range, the values of inductors and capacitors of the tank will be very large. For example, if we choose an inductor of 5 nH, we will need a Area dI Iref C ⋅ = 2 / maximum capacitance of 23pF for 474 MHz, which is very large to be integrated. This is the reason why we have duplicated the VCO running frequency range (948 MHz-1716 MHz).
In order to sweep the full frequency range an array of switched capacitors is implemented as shown in Fig.5 . The switch is made using an NMOS transistor. The variable capacitor is a PN type varactor. Two inductors are utilized and they are modelled using Momentum© electromagnetic simulation [6] .
Emitter degeneration
In order to improve the phase noise a capacitive emitter degeneration technique is used [7] . This method consists on introducing an extra capacitor (see Fig.5 ) to increase the imaginary part of the tank, this will improve the phase noise response.
Capacitive divider
A capacitive divider is used to increase the amplitude of the VCO. We have swept the capacitance values of the divider capacitors to optimize the output amplitude. As shown in Fig. 6 , we have obtained an increase from 380 mVp to 710 mVp at the VCO output. 
Output buffer
The output buffer has been matched adjusting the output transistor collector current to get an output impedance close to 50 Ω using the equation (6) . Fig. 7 shows the smith chart and we can notice that S22 is very close to the center of the graph (50 Ω). 
LAYOUT AND RESULTS
The layout has been implemented using AMS SiGe 0.35 µm BICMOS process. The circuit was designed to be measured on wafer with a probe station. The probe pads were octagonal, optimized for RF. Four signal-ground-signal (SGS) pad structures with 150 µm pitch were used, as depicted in Fig. 8 . The chip size is 826 µm × 1020 um. VCO inductors were designed with the top metal level. This metal provides a low coil resistance, also it is far from the substrate, achieving a good performance at high frequencies. Inductor has an external radius of 120 µm, 2 turns, the metal width is 16 µm, the separation between metal traces is 2 µm, and an inductance value of 1.3 nH at 5 GHz. Inductor layout has been generated by an automatic generation tool [8] and simulated with Momentum©.
VCO performance is influenced by random mismatches due to microscopic fluctuations in dimensions, doping, implant thickness and other parameters. A good differential pair behaviour depends on base to emitter voltage matching. In order to minimize this mismatch we take into account the following rules:
• Place transistors in close proximity, keeping transistors layout as compact as possible.
• Orient transistors in the same direction.
• Differential pair devices should have the same boundary conditions. This is accomplished by adding dummy components.
• Place transistors well away from the power devices.
• Use common centroid to obtain the best common mode reject relation (CMRR) in the differential pair. This technique constructs devices symmetrically about a common center in the layout.
The VCO tuning range for all the sub-bands is shown in Fig. 9 . The VCO oscillates from 937 MHz to 1724MHz, covering the entire band. The output power of the VCO is -8.5 dBm and the current consumption for a 3.3 V supply is 10.68 mA. VCO phase noise is shown in Fig. 10 . A maximum phase noise of -108 dBc/Hz at 100 kHz offset has been achieved for all the subbands. Fig. 10 . VCO phase noise.
CONCLUSIONS
With a low cost technology we have designed a fully integrated VCO with on chip tank with a wide tuning range, from 937 MHz to 1724MHz, suitable for DVB-H. An array of switched capacitor was used to cover the entire band. The tank inductor has been custom designed and simulated with an electromagnetic simulator. Techniques like emitter degeneration or biasing the transistor for minimum noise are employed to improve the phase noise which is -108 dBc/Hz at 100 kHz offset, appropriate to DVB-H. This fully monolithic approach provides an extremely easy to use VCO, equivalent to a VCO module.
